Brains behind seL4 secure microkernel begin RISC-V chip port

2018-04-23 05:02

Unveil first code, joins giants in industry standard-club Last week, the first RISC-V port of its seL4 microkernel was released by the Data61 division of the Australian government's Commonwealth Scientific and Industrial Research Organisation (CSIRO).…

News URL

http://go.theregister.com/feed/www.theregister.co.uk/2018/04/23/risc_v_sel4_port/

#chip #riscv

CVE is a registered MITRE Corporation trademark and MITRE's CVE website is the authoritative source of CVE content. CWE is a registered MITRE Corporation trademark and MITRE's CWE website is the authoritative source of CWE content.